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Abstract ņThe suitability of a single-stage ac-dc buck-boost converter for low-voltage applications is investigated.  In-
depth discussion DQGDQDO\VLVRIWKHFRQYHUWHU¶VRSHUDWLQJSULQFLSOHEDVLFUHODWLRQVKLSVWKDWJRYHUQFRQYHUWHUVWHDG\-
state operation, and details of the necessary control structures needed to comply with the grid code are provided.  
The validity of the proposed system is confirmed using PSCAD/EMTDC simulations, and is substantiated 
experimentally. The buck-boost converter under investigation has good dynamic performance in both buck and 
boosts modes, and ensures near unity input power factor over the full operating range, whilst having fewer devices 
and passive elements than other published versions of the buck-boost converter. 
  
Index Terms ņDF-dc converter, unity power factor, buck-boost converter.  
 
List of Symbols 
į duty cycle Ldc dc side inductance (H) 
Z supply angular frequency (rad/s) Ls ac side inductance (H) 
Cdc dc side capacitance (F) Rdc ORDGUHVLVWDQFHȍ 
Cs ac side capacitance (F) Rs DFVLGHUHVLVWDQFHȍ 
D1 - D4 bridge rectifier diodes S power electronic switch 
Dbd blocking diode ton dwell time of the switch within each switching cycle (s) 
cI  average dc capacitor current (A) toff off time of the switch within each switching cycle (s) 
dcI  
average load current (A) Ts switching period (s) 
iI  
average current entering the dc link node: equal to 
the instantaneous dc inductor current IL during 
Modes 2 and 4 only (A) 
vcm  
 
vcs 
peak ac source capacitor voltage (V) 
 
ac source capacitor voltage (V) 
IL instantaneous dc side inductor current (A) Vdc instantaneous  dc output voltage (V) 
LI  average inductor current (A) dcV  average dc output voltage (V) 
im peak fundamental supply current (A) LV  average dc inductor voltage (V) 
is input supply current (A) Vm peak supply phase voltage (V) 
is* input current control reference (A) vs supply voltage (V) 
I. INTRODUCTION 
AC-DC converters are widely used in power supplies for microelectronic systems, uninterruptible power 
supplies (UPS), battery chargers, wind energy conversion systems, household-electric appliances, dc motor 
drives, and high-voltage dc and flexible ac transmission systems [1-4].  Many single-phase ac-dc converters 
with power factor correction (PFC) have been studied.  The topologies can be divided into two categories: 
single-stage and two-stage converters.  Most single-stage ac-dc converters with PFC employ an H-bridge 
rectifier followed by a boost converter.  The output dc voltage is therefore greater than or equal to the peak of 
the ac supply voltage [5-13].  Power factor correction is achieved by regulating the inductor current of the boost 
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stage.  Several single-phase single-stage ac-dc buck converters have been proposed for electrical vehicle battery 
charging [5, 14, 15].  Several single-stage buck ac-dc converters with PFC have been proposed [16-19].  A two-
stage ac-dc buck-boost converter has been proposed [20-23] that offers input PFC capability.  This buck-boost 
converter requires independent control of the buck and boost stages, and suffers from control difficulties during 
transition between buck and boost modes.  Additionally, it requires a large number of semiconductor devices 
and passive elements [24].  A single stage buck-boost converter that operates based on the zero current 
resonance principle, and which has a relatively low number of switches, has been proposed [25].  Its main 
limitation is that the use of resonance can make its implementation expensive since it utilises tuned inductors 
that need to be retuned frequently as the other passive elements age and their characteristics change.  Another 
single-stage buck-boost converter [26-28] uses a single self-commutated switch, with a large number of diodes 
and passive elements. 
 
Fig. 1(a) shows a single-stage ac-dc buck boost converter whose performance when operated with discontinuous 
dc side inductor current has been investigated [29].  Only the buck operating capability of this converter is 
therefore exploited, and power factor correction is performed, but no information about the shape of the input 
current waveforms is given. 
 
Nonlinear control has been used to regulate output dc voltage and provide power factor correction [30].  
Although the circuit is simple, the proposed controller requires five feedback signals, thereby increasing the 
overall complexity, and potentially the cost, of the implementation.  Performance of this complex system is 
demonstrated in buck mode only, using simulation and without experimental substantiation.  Another nonlinear 
control study [31] on a buck-boost converter [29] proposes two control methods.  The first control method 
regulates dc inductor current IL instead of output dc voltage Vdc and requires an additional stage to adjust the dc 
output voltage.  The second control method regulates dc output voltage Vdc directly using a single stage.  
However, both control methods use extremely high switching frequency of 100kHz, with supply current total 
harmonic distortion exceeding the levels specified in many grid codes and standards (THD of 7.47% and 
19.81% for the first and second control methods respectively).  No experimental results are presented, and the 
simulation results are for the buck operating mode only. 
 
This paper describes the operating principles of the buck-boost converter in Fig. 1, and highlights its distinct 
attractive features such as buck-boost capability in a single stage with a single switch, reduced power circuit and 
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control system complexity since no isolated gate drives are needed, stable dc voltage output in both buck and 
boost modes, sinusoidal input current with unity power factor, suitability for grid interfacing of small-scale 
renewable ac sources, and the lack of requirement for a pre-charging circuit for the dc side capacitor Cdc. A 
simple linear controller is used that requires only two control loops.  The outer control loop regulates converter 
dc output voltage and estimates the peak fundamental current im required to maintain the dc link voltage at any 
desired level, and then synchronises to the grid voltage to provide the reference current is* to the inner current 
control loop.  The inner control loop ensures sinusoidal input current at any power factor (in this study power 
factor is set to 1).  The inner control loop estimates the ac side capacitor voltage vcs required to force input 
current is to follow its control reference is* and ensures the correct power balance between ac and dc sides using 
PI control.  Additionally, in grid applications the inner control loop provides converter over-current protection 
during extreme transient conditions in the dc side. 
II. PROPOSED BUCK-BOOST CONTROLLED BRIDGE 
The basic converter topology is shown in Fig. 1(a) and includes three main parts: an LC filter, a diode rectifier 
and a buck-boost chopper.  Note that the diode rectifier bridge is reversed so that the buck-boost converter gives 
positive output voltage.  Operating Mode 1, where switch S is turned on during the positive half-cycle of the 
supply vs, is shown in Fig. 1(b).  In this mode, supply vs energises dc inductor Ldc through switch S and diodes 
D1 and D2, while capacitor Cdc acts as an energy tank supplying the load.  Operating Mode 2, shown in Fig. 1(c), 
is the free-wheeling period when switch S is turned off during the positive half-cycle of the supply vs.  Here, the 
energy stored in dc inductor Ldc during Mode 1 is used to supply the load and to recharge capacitor Cdc.  For 
correct converter operation, therefore, dc capacitance Cdc and dc inductance Ldc must be sized to prevent 
discontinuity in the load and inductor currents.  Operating Mode 3, shown in Fig. 1(d), is where switch S is 
turned on during the negative half-cycle of the supply vs.  Inductor Ldc is re-energised through switch S and 
diodes D3 and D4, whilst the energy stored in dc capacitor Cdc supplies the load.  Modes 1 and 3 use the same 
switching device to modulate the ac source, and have the same effect on the state of charge of the dc side 
elements Ldc and Cdc.  Operating Mode 4, where switch S is turned off (and its series diode is reverse biased) 
during the negative half-cycle of the supply vs follows.  Operating Modes 2 and 4 are identical.   
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Fig. 1: Schematic of the proposed single-phase ac-dc buck-boost converter and its operating modes. 
 
Differential equations (1) and (2) describe circuit operation during Modes 1 and 3, whilst equations (3) and (4) 
describe circuit operation during Modes 2 and 4. 
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 The negative sign in equations (1) and (2) appears because the bridge rectifier is reversed.  Neglecting the 
resistive voltage drop, the voltage across ac source capacitor Cs is given by (5).   
 
s
cs s s
d i
v v L
d t
 
  (5) 
 
(a) Single-phase ac-dc boost converter 
 
 
(b) Operating Mode 1 - conducting 
 
(c) Operating Mode 2 (4) - freewheeling 
 
 
(d) Operating Mode 3 - conducting 
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Fig. 2: Waveforms for the proposed single-phase ac-dc buck-boost converter. 
[Note that Vm is the peak value of supply voltage vs] 
 
The mathematical relationships describing steady-state operation are obtained using inductor zero average volt-
second and capacitor voltage balance principles [32].  The voltage across dc inductor Ldc is illustrated in Fig. 
2(a) where, for simplicity, is it initially assumed that ac source stray inductance Ls is sufficiently small so that vcs 
can be considered equal to vs, shown in Fig. 1(a), without significant loss of accuracy.  Following on from Fig. 
2(b), which shows dc inductor current and dc capacitor voltage, it can be shown that the voltage across the dc 
inductor within each switching period Ts during operating modes 1 and 2 can be expressed by vL=-įYcs and 
vL=(1-į)Vdc respectively, where į Won/Ts and ton is the dwell time of the switch within each switching cycle.  
Based on the inductor zero average volt-second principle [32], the average voltage across Ldc is calculated and 
set to zero as in (6) 
     ³   
S
ZGGS 0
0 ])1([1 tdVvV dcsdcL     (6) 
where į is the duty cycle of switch S.  Assuming a sinusoidal source voltage defined by vs=Vm sinȦW, where Vm 
is the peak phase voltage, Z is the supply angular frequency, and t is time, and that the average output dc voltage 
is defined by ³ 
S
ZS 0
 
1
tdVV dcdc , then equation (6) reduces to 
      SG
G
m
dc
V
V
2
1
u

 
     (7) 
Since capacitor voltage balance [32] necessitates the average capacitor current cI over one or a number of 
consecutive switching cycles to be zero, the relationship between the average inductor current LI and the average 
load current dcI  is 
     ³   
S
ZGGS 0
0 )])(1([1 tdIIII dcLdcc     (8) 
 
(a) Voltage across dc side inductor Ldc 
 
(b) dc side inductor current and dc side capacitor voltage 
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In (8), the capacitor current in operating Modes 1 and 3, and in Modes 2 and 4 is expressed as dcc II G and 
))(1( dcLc III  G  respectively. 
 
Equation (8) can be reduced to 
 tdItdI Ldc ZS
GZS
SS
³³  
00
)1(1
  (9) 
Equation (9) implies  
 Ldc II )1( G   (10) 
Since, in practice, the average inductor current is maintained virtually constant, the dc output or load current dcI  
remains constant and proportional to the inductor average current, as illustrated by (10).  This feature can be 
exploited to reduce the voltage stresses on the switching devices of current source inverters and maintain a 
constant average input dc current when the proposed buck-boost converter is used as an active front end.  For a 
resistive load the dc output voltage can be expressed in term of the average inductor current, as shown in (11). 
 
(1 ) Ld c d cV R IG    (11) 
The converter passive elements Ldc and Cdc are selected based on the maximum permissible inductor current 
ULSSOHDQGRXWSXWYROWDJHULSSOHǻIdc DQGǻVdc respectively.  Therefore, from (1) to (4) and Fig. 2(b), (12) and 
(13) are obtained. 
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u G   (13) 
III. CONTROL STAGE  
The purpose of the controller is to force the ac line current to be sinusoidal and in phase with the input source 
voltage, and to control the average output dc voltage in both buck and boost operating modes.  
 
a. Current Control 
In order to obtain sinusoidal input current at any power factor, the required control system structure is derived 
accounting for the ac fundamental frequency and dc side dynamics.  Since the output dc voltage Vdc is dependent 
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upon the magnitude of the voltage vcs across the input filter capacitor, differential equation (14) can be used as 
the basis for current controller design. 
 
s
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s
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di )(   (14) 
The voltage vcs required to force input current is to follow its control reference is* is unknown, but it can be 
obtained using a PI controller by setting 
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The current controller transfer function is obtained by substituting (16) into (15), and then substituting the result 
for vs-vcs into (14). 
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After Laplace manipulation of (17) and (16) the transfer function is defined as 
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From (15), vcs can be obtained as 
 
cs s
v v w    (19) 
 
Note that w represents the output of the PI controller that regulates converter input current, and that vs is the 
supply voltage that is incorporated as feed-forward control to improve dynamic response and for controlled 
start-up.  The block diagram of the proposed control structure shown in Fig. 3(a) is derived based on equations 
(15) and (19).  The supply current can be controlled to be sinusoidal and to achieve any power factor ĳ, where 
2SM d , provided the controller (18) has sufficient bandwidth so as not to introduce distortion in the 
normalized version of the fundamental voltage component passed as a reference to the converter modulator.  
The frequency response of current controller (18), with gains kp=120 and ki=2000 selected to enable 
reproduction of any desired reference without magnitude attenuation or the introduction of phase shift, as shown 
in Fig. 3(b), highlights that the controller bandwidth is sufficient. 
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(a) Proposed control structure showing two control loops 
 
   
 
(b) Controller Bode plots, with kp=120 and ki=2000 
 
Fig. 3: Proposed controller and its frequency response. 
 
b. Voltage Control 
Equation (4), which describes the converter dc side dynamics, provides the basis for the dc voltage controller.  
Assuming a resistive load and substituting for dcI  results in (20) 
 
dc
dc
dcdc
dcdc
C
I
CR
V
dt
dV    (20) 
where dcV  is the average dc link voltage, and  iI  is the average current entering the dc link node and is equal to 
the instantaneous dc inductor current IL during Modes 2 and 4 only.  Assuming lossless conversion, power 
balance dictates that Pac=Pdc.  Therefore 
 
Mcos
2
1
mcmidc ivIV    (21) 
where vcm is the peak voltage across the ac side input capacitor, and im is the peak fundamental current.  Using 
(7), this can be rewritten as (22) from which Ii can be obtained. 
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2
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Equation (22) highlights that the relationship between peak fundamental current im and iI  depends upon 
quantities, such as duty cycle, which may vary according to operating conditions.  Substituting (22) into (20) 
gives (23) 
 
dc
m
dcdc
dcdc
C
i
A
CR
V
dt
dV    (23) 
where MG
GS
cos
)1(
4
 A .  
The peak fundamental current im required to maintain the dc link voltage at any desired level can be estimated 
using PI control.  Assuming that the controller gain terms also perform the necessary scaling for A in (23), im is 
expressed as 
 
dtVVkVVki dcdcidcdcdcpdcm  )()(
** ³    (24) 
 
dtVVk dcdcidc  )(
*³  O   (25) 
The voltage controller transfer function is obtained by substituting (24) into (23), and results in (26), whilst the 
derivative of Ȝ is expressed in (27). 
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Taking Laplace transforms of (26) and (27), and following manipulation, results in (28). 
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Since the change in the dc link voltage is much slower than that of the fundamental current due to limitations 
imposed by the magnitude of the energy storage devices (dc link capacitor), the outer control loop gains are 
selected such that the closed-loop poles or eigenvalues are located at s=-37 and s=-12.5.  The gains 
corresponding to these poles are kpdc=0.1A/V and kidc=1AV-1s-1. 
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IV. SIMULATION STUDY 
PSCAD/EMTDC simulation software was used to model the buck-boost converter of Fig. 1(a), complete with 
the current and voltage controllers defined in (15) and (24) respectively, to demonstrate the closed-loop 
performance of a 320W system.  The parameters used in the simulation are defined in Table 1.  Initially, the 
converter load is purely resistive, consisting of two series-connected resistances of ȍDQGȍ.  The load is 
increased by short circuiting the ȍ resistance using shunt semiconductor switch Ssh. 
Table 1: System Parameters 
Parameter Value 
supply voltage  50V 
supply frequency 50 Hz 
ac side inductance   2.22mH 
ac side capacitance  1µF 
dc side inductance  0.5mH 
dc side capacitance  2200µF 
switching frequency  10kHz 
 
Fig. 4(a) shows the simulation results for the closed-loop controlled converter, where the dc link voltage is 
gradually increased from zero to 200V, and reduced to zero again at t=4.5s.  At t=1.505s, corresponding to the 
positive peak of the supply voltage, the load resistance is decreased by turning on shunt switch Ssh for 1.5s, 
thereby mimicking a step increase in output power from 230W to 312W.  Output power is then decreased to 
230W by turning off the shunt switch Ssh.  Fig. 4(a) shows the output voltage has minimum latency and 
over/undershoots during the load change.  Simulation results in Fig. 4(b) show that, during the step power 
change, supply voltage and current remain sinusoidal with unity power factor (i.e. supply current and voltage are 
in phase), and that the transition in supply current is both rapid and smooth.  This is achieved with a switching 
frequency of 10kHz, small ac side filter passive elements and dc side inductance, and a sizable dc side capacitor 
used as an energy reservoir to prevent discontinuous load current.  The soft start-up and shutdown feature 
demonstrated in Fig. 4(a) makes this converter attractive as a front end for many grid-connected voltage and 
current source inverters since no capacitor pre-charging is required, as is the case with other converter 
topologies.  Thus, because of the buck-boost functionality, the inrush currents during start-up can be expected to 
be minimal.   
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(a) dc output voltage 
 
 
 
(b) Supply voltage and current during step increase in output power 
Fig. 4: Simulation results for proposed single-phase ac-dc buck-boost converter, with Prated=320W. 
 
V. CONVERTER SCALABILITY 
To show the potential for application of the proposed buck-boost converter at higher power ratings, a 3.8kW 
version is investigated.  Simulation parameters are the same as in Table 1, except the input supply voltage vs is 
increased to 220VRMS and the ac side filter inductance Ls is reduced to 1mH.  To test WKHFRQYHUWHU¶VDELOLW\WR
provide stable dc output under different operating conditions, three different cases are investigated: 
 
Case 1 Soft start, to prevent high charging currents in the input and output capacitors. 
Case 2 Dynamic response to a step increase in load from 1.58kW to 3.66kW. 
Case 3 Dynamic response to a step decrease in load from 3.66kW to 1.58kW. 
 
Fig. 5 shows the simulated response of the proposed converter under all three operating cases.  Fig. 5(a) shows 
that the converter output voltage Vdc closely follows its 400V dc reference, with minimum latency and 
over/undershoot, as the load changes.  Fig. 5(b) shows the input current during the transition from Case 1 to 
Case 2, and demonstrates that it remains sinusoidal with near unity power factor.  Fig. 5(c) shows the dc output 
power response as the load varies during transitions between the three operating cases, and demonstrates that the 
control action is effective. 
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Fig. 5: Waveforms illustrating possible scalability of the proposed buck-boost converter. 
VI. EXPERIMENTAL RESULTS  
Open- and closed-loop performance of the buck-boost converter of Fig. 1(a) is demonstrated experimentally.  
The results from the open-loop tests are used to validate the mathematical relationships presented in Section II, 
without any interference from the control system.  The closed-loop tests are used to illustrate converter 
performance when operated in grid mode, where it must comply with strict grid code requirements. 
 
a. Open-Loop Performance 
The parameters used in the experimental validation are specified in Table 1.  The open-loop operating scenario 
consists of five different stages to demonstrate converter operation in both buck and boost modes.  In Stage 1, 
the duty cycle į is ramped from 0 to 0.25 and then maintained constant for 0.75s.  In Stage 2, įis ramped from 
0.25 to 0.5 and maintained constant for 0.75s.  In Stage 3, į is ramped to from 0.5 to 0.7 and maintained 
constant for 1s.  In stages 4 and 5, į is decreased at rates reflecting those in stages 2 and 1 respectively.  Fig. 
6(a) shows converter output voltage Vdc during all five stages, which include both buck and boost operation.   
Fig. 6(b) shows the currents in the dc side inductor, ILdc, the load, Idc, the blocking diode, IDbd, and the switch, IS, 
ZKHQį 0.7.  It can be seen that ILdc is equal to IS during the on period of switch S, and equal to IDbd during the 
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off period of switch S.  Fig. 6(c) shows the voltage stresses on the switch, VS, on the dc side inductor, VLdc, and 
on the blocking diode, VDbd, when į  
 
It can be seen from Fig. 6(c) that the average dc side inductor voltage equals zero over one switching (or 
fundamental) period.  Also, switch voltage VS is zero during the on period, and is equal to the sum of the dc side 
inductor voltage VLdc and the supply voltage vs during the off period.  Finally, the blocking diode voltage stress 
VDbd is equal to the sum of the dc side inductor voltage VLdc and the output voltage Vdc during the on period, 
whilst it is zero during the off period.  These results show that the voltage ratings of switch S and blocking diode 
Dbd must be sufficient to withstand voltage stresses related to the sum of the ac source and the dc output.  In this 
experiment, blocking diode Dbd is rated at 600V and 40A, whilst switch S is rated at 1200V and 40A. 
Fig. 6: Experimental waveforms showing open-loop performance of proposed buck-boost converter, with Rdc=ȍ. 
 
b. Closed-Loop Performance 
A single-phase buck-boost converter, as shown in Fig. 1(a), is operated under closed-loop control to substantiate 
the simulation results presented in Section IV.  The system parameters and operating conditions are the same as 
for the simulations.  The results in Fig. 7 are obtained when the reference dc voltage is changed from 0 to 200V 
 
 
 (a) dc output voltage 
 
 
 
(b) dc inductor, output, switch and blocking diode currents 
 
 
 
(c)  Detailed view of switch, dc inductor and blocking diode voltages 
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and reduced to zero after 14s (this is to demonstrate converter operation in boost and buck modes).  Fig. 7(a) 
shows that dc output voltage Vdc closely follows its defined reference (a first-order low-pass filter is used to 
slightly reduce the rate of rise of the reference dc voltage as a result of the step function).  Observe that the dc 
voltage is maintained nearly constant as load varies.  Fig. 7(b) shows a detailed view of the dc voltage across the 
load, and supply current and voltage during the steady state.  It can be seen that the converter operates at unity 
power factor, with 4.47% THD.  Fig. 7(c) shows supply current is and voltage vs, and dc voltage Vdc during start-
up.  Observe that the input supply current is sinusoidal and remains in phase with the supply voltage as the dc 
link voltage increases.  From Fig. 7(d) it can be observed that the output dc voltage experiences a small decrease 
during the load change, while the ac side waveforms remain sinusoidal, with unity power factor. 
 
To demonstrate the power quality profile of the input current during buck and boost modes, Fig. 8 presents 
supply current and voltage, and dc output voltage during different dc link reference voltages ௗܸ௖כ .  Fig. 8(a) to (d) 
show that the proposed buck boost converter is able to provide a high-quality sinusoidal supply current, with 
near unity power factor over a wide operating range. 
 
To highlight the significance of the proposed buck-boost converter, a general comparison with similar converter 
topologies from the open literature [25, 26] is presented in Table 2. 
 
Table 2: Comparison of Proposed Buck-Boost Converter with those in [25, 26] 
Feature Proposed Converter Converter [25] Converter [26] 
Number of  
Semiconductor Switches  low moderately high high 
Number of  
Passive Elements low medium high 
AC Filter Requirements L-C filter L-C filter not required 
Output Voltage 
Control Region 
full range 
including buck 
and boost mode 
full range claimed 
but only boost operation 
is demonstrated 
full range claimed 
but only buck operation 
is demonstrated 
Soft Start-Up and 
Shutdown Capability 
demonstrated in 
Fig.4(a), Fig.5(a), 
Fig.6(a) and Fig.7(a) 
not mentioned not mentioned 
Power Factor Correction near unity over the full 
operating range 
near unity at high load 
and <0.9 at low load 
(Fig. 9) 
near unity at rated load 
Switching Frequency 5kHz-10kHz 40kHz 100kHz 
Applications 
low power 
scalable to medium 
power applications 
low power low power 
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Fig 7: Experimental waveforms showing closed-loop performance of proposed buck-boost converter, with P=320W. 
 
 
 
(a)  Steady-state supply current and voltage 
THD=2.88% at V *dc=20V 
 
 
(b)  Steady-state supply current and voltage 
THD=2.08% at V *dc=50V 
 
 
(c) Steady-state supply current and voltage 
THD=3.6% at V *dc=100V 
 
 
(d) Steady-state supply current and voltage 
THD=4.09% at V *dc=150V 
Fig 8: Experimental waveforms showing closed-loop performance of proposed buck-boost converter 
at different dc voltage output reference with Rdc=ȍ. 
  
 
 
(a) dc output voltage 
 
 
(b) Steady-state supply current and voltage, vdc=200V and 
Rdc=ȍ 
 
 
(c)  Supply current and voltage, and output dc voltage 
during start-up  
 
 
(d) Supply current and voltage and output dc voltage 
during step increase in output voltage 
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VII. CONCLUSION 
The technical viability of a single-stage, single-phase, buck-boost converter operated as a PWM rectifier for a 
low-voltage general distribution system is investigated.  Its operating principle is discussed in detail, and 
mathematical relationships describing its steady-state operation are presented.  The control structures required to 
ensure sinusoidal input current and unity input power factor are discussed. Results obtained from 
PSCAD/EMTDC simulation and experimentation show that the proposed buck-boost converter is viable as a 
PWM rectifier, and as a front end for grid-connected current and voltage source converters 
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